In the project of low power processor design, we design both thermal aware and energy efficient RAM design on FPGA in this paper. This energy efficient and thermal aware RAM will be integrated in processor in order to make energy efficient and thermal aware processor. In order to test the compatibility of this design with the latest processor of i7 family, we operated this RAM with the highest frequencies supported by i7 processor. This RAM is thermal aware because it is able to operate without any fault or error with change in temperature from 50 o C to 80 o C. This RAM is energy efficient because it is able to operate with less power without any compromise with performance and functionality of RAM. There are 74.54% reduction in clock power, 75.36% reduction in I/O power, 0.42% reduction in leakage power and 11.74% reduction in leakage power in special case of no peak demand of high performance (4GHz).
INTRODUCTION
RAM, random access memory, are classified into SRAM and DRAM. DRAM is using one transistor and one capacitor. Whereas, SRAM is made with six transistors. Due to involvement of capacitor, DRAM require charge refreshment operation after each read or after each periodic interval. SRAM is used in cache and DRAM is used in primary memory. Our design RAM [1] [2] 7] is both thermal aware [4] [5] and energy efficient [3, 6] . Thermal aware RAM means it is operating without any fault or error with change in temperature from 50 o C to 80 o C. Energy efficient RAM is design which is able to operate with less power than the traditional RAM. If there is scope to reduce power dissipation without any compromise with performance, then we classify that VLSI design into energy efficient design. TJA decides the increase in temperature with per unit power dissipation. Unit of TJA is o C/W. For example, if TJA is 2.9 that means there will increase of 2.9 o C in junction temperature with unit power dissipation i.e. 1W. Power is measured in Watt (W). Clock power and I/O power are constituents of dynamic power. Leakage power is also called static power. Total power is a sum total of dynamic power and Total power. Dynamic power is directly proportional to frequency and static power is directly proportional to temperature. In this work, our design parameters are frequency and temperature, which is needed to make thermal aware and energy efficient RAM design. When we upgrade heat sink profile and change airflow to 500 LFM, then there are no change in clock power and I/O power. In similar case, there are significant change in leakage power and total power in compare to power dissipation with 250 LFM and medium profile heat sink as shown in Table 3 and Figure 3 . When we change ambient temperature from 50 o C to 60 o C, then there is no change in clock power and I/O power as shown in Figure 3 High profile heat sink and airflow don't create any effect on clock power and I/O power. High profile heat sink and airflow are responsible for significant change in leakage power and total power in compare to power dissipation with 250 LFM and medium profile heat sink as shown in Table 5 . With further change in ambient temperature from 50 o C to 70 o C, there are 74.54% reduction in clock power, 75.36% reduction in I/O power, 0.34% reduction in leakage power and 9.64% reduction in total power when we scale down device operating frequency from 4GHz to 1GHz as shown in Table 6 . With 70 o C ambient temperature along with 500 LFM and high profile heat sink, there are 74.54% reduction in clock power, 75.36% reduction in I/O power, 0.34% reduction in leakage power and 9.64% reduction in total power when we scale down device operating frequency from 4GHz to 1GHz as shown in Table 7 . With 80 o C ambient temperature along with 250 LFM and medium profile heat sink, there are 27.27% reduction in clock power, 27.54% reduction in I/O power, 0.01% reduction in leakage power and 3.25% reduction in total power when we scale down device operating frequency from 4GHz to 2.9GHz as shown in Table 8 . There are 0.56%, 0.75%, 0.78%, and 0.89% reduction in leakage power with 500 LFM at 50 o C, 60 o C, 70 o C, and 80 o C respectively as shown in Table 10 and Figure 5 . When we scale down ambient temperature from 80oC to 50oC, there is 29.36% reduction in leakage power. There are 0.7%, 0.75%, 0.89%, and 0.99% reduction in leakage power with 500 LFM at 50 o C, 60 o C, 70 o C, and 80 o C respectively as shown in Table 11 and Figure 6 . When we scale down ambient temperature from 80oC to 50oC, there is 29.31% reduction in leakage power. There are 0.28%, 0.75%, 0.22%, and 0.98% reduction in leakage power with 500 LFM at 50 o C, 60 o C, 70 o C, and 80 o C respectively as shown in Table 12 and Figure 6 . When we scale down ambient temperature from 80 o C to 50 o C, there is 29.38% reduction in leakage power. There are 0.69%, 0.75%, 0.89%, and 0.98% reduction in leakage power with 500 LFM at 50 o C, 60 o C, 70 o C, and 80 o C respectively as shown in Table 14 and Figure 9 . When we scale down ambient temperature from 80 o C to 60 o C, there is 20.87% reduction in leakage power. IV. CONCLUSION This work is a part of the low power and thermal aware processor design project. Our design is both thermal aware and energy efficient RAM design on FPGA. This design has passed the compatibility test with the latest processor of i7 family. This RAM is thermal aware because it is able to operate without any fault or error with change in temperature from 50 o C to 80 o C. This RAM is energy efficient because it is able to
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